a capacitor having a first node and a second node, the first node being maintained at a circuit reference level, the second node being coupled to the output node at least during the hold mode of operation;

a return charge network for returning a voltage on the capacitor to a baseline level during the recovery mode, the return charge network including an analog active feedback circuit;

a first switch means responsive to the first input signal for connecting the second node of the capacitor to the constant current source network during the ramp mode of operation and changing the voltage on the capacitor away from the baseline level, and for uncoupling the second node of the capacitor from the constant current source network during the hold mode and recovery mode of operation; and

a second switch means responsive to the second input signal for connecting the second node of the capacitor to said return charge network during the recovery mode of operation to return the voltage on the capacitor to the baseline level, and for uncoupling the second node of the capacitor from the return charge network during the ramp mode and hold mode of operation.

Sult B2

9. (Amended) A linear ramp generation circuit operating in a discharge mode, a hold mode, or a recovery mode, said circuit comprising:

a first input node and a second input node for receiving a first input signal and a second input signal, respectively;

an output node;

a constant current source network;

a recharge network <u>including an analog active feedback circuit the recharge network</u> having a first <u>recharge</u> node and a second <u>recharge</u> node, the first <u>recharge</u> node [of the recharge network] connected to the output node;

a capacitor having a first <u>capacitor</u> node and a second <u>capacitor</u> node, the first <u>capacitor</u> node [of the capacitor] being maintained at a circuit reference level, and the second <u>capacitor</u>

A4

node [of the capacitor] being coupled to the output node at least during the hold mode of operation;

a first transistor switch responsive to the first input signal for connecting the second capacitor node [of the capacitor] to the constant current source network during the discharge mode of operation and for uncoupling the second capacitor node [of the capacitor] from the constant current source network during the hold mode and recovery mode of operation; and

a second transistor switch responsive to the second input signal for connecting the second capacitor node [of the capacitor] to the second recharge node [of the recharge network] during the recovery mode of operation and for uncoupling the second capacitor node [of the capacitor] from the second recharge node [of the recharge network] during the discharge mode and hold mode of operation.

12. (Amended) A linear ramp generation circuit of claim 9, wherein the first <u>capacitor</u> node [of the capacitor] is at a circuit ground reference voltage.

15. (Amended) A linear ramp generation circuit of claim 9, wherein the output node is coupled to the second <u>capacitor</u> node [of the capacitor] through a composite amplifier including a FET pair and an op-amp.

Sult B

16. (Amended) A linear ramp generation circuit for operating in a ramp mode, a hold mode, or a recovery mode, said circuit comprising:

a first input node and a second input node for receiving a first input signal and a second input signal, respectively;

an output node;

a current network providing a constant current;

23

R' Conel a return charge network <u>including an analog active feedback circuit the recharge network</u> having a first <u>recharge</u> node connected to the output node and a second <u>recharge</u> node connected to a control node;

a capacitor having a first <u>capacitor</u> node and a second <u>capacitor</u> node, the first <u>capacitor</u> node being maintained at a circuit reference level, and the second <u>capacitor</u> node being coupled to the output node at least during the hold mode of operation; <u>and</u>

a current steering element responsive to the first input signal for connecting the current network to the second <u>capacitor</u> node [of the capacitor] during the ramp mode of operation and for connecting the current network to a different node during the hold mode and recovery mode of operation[; and

a transistor switch responsive to the second input signal for coupling the control node of the return charge network the second node of the capacitor during the recovery mode of operation and for uncoupling the control node from the capacitor during the ramp mode and hold mode of operation].

18. (Amended) A linear ramp generation circuit of claim <u>16</u> [17], wherein the return charge network implements an approximately second—order voltage response to the capacitor during the recovery mode of operation.

Subt B 5

22. (New) A method of sequentially operating a linear ramp generation circuit, said method comprising the steps of:

upon the occurrence of a first input signal, discharging a capacitor having a first node and a second node from an initial baseline voltage level by connecting a constant current source network to the second node of the capacitor, said first node being maintained at a circuit reference level;

upon the occurrence of a second input signal, disconnecting the second node of capacitor from the constant current source network;

18

maintaining the second node of the capacitor at a high impedance during a hold period after the occurrence of the second input signal;

connecting the second node of the capacitor during the hold period to an output node; upon the occurrence of a third input signal, connecting the second node of the capacitor to a recovery network including an analog active feedback circuit for recharging the capacitor back to the baseline voltage level; and

upon the occurrence of a fourth input signal, disconnecting the first node of the capacitor from the recovery network prior to a succeeding first input signal.

REMARKS

This Amendment and Response is in reply to the Office Action dated March 23, 1999. A three (3) month extension of time is filed herewith. Accordingly, the time period for response extends up to and includes September 23, 1999. For the reasons more fully outlined below and in the original specification, Applicants respectfully submit that the claims now pending are in condition for allowance and respectfully requests reconsideration and withdrawal of all rejections.

Applicants have added new claim 22 which is fully supported by the specification, drawings, and claims as originally filed. No new matter has been added. Applicants proffer that the new claim new claim 22 is also in condition for allowance.

After the amendments and added claim, claims 1–16 and 18–22 are pending. Claims 1, 9, 16, 20, and 22 are independent.

At Paragraph 2 of the Office Action, the Examiner requests that the "constant current network" recited on line 6 of claim 1 be shown in the drawings. Applicants respectfully note that the "constant current network" is shown as element 26 of FIG. 3C. The Examiner requests that "third input" and "fourth input" recited in claim 20 should be shown in the drawings. Applicants note that claim 20 recites a "third input **signal**" and a "fourth input **signal**." Applicants respectfully assert that these signals, as transitions on the input signal, are generally shown in



Af